Intel IP Pre-silicon Validation Engineer in Hillsboro, Oregon

Job Description

In this position, your responsibilities will include, but not be limited to:

  • Developing pre-silicon verification for next-generation high performance computing chip-to-chip interconnects

  • Developing pre-silicon verification test plans, test environment/test-bench, test stimulus and checking

  • Close collaboration with architects and logic/analog designers


The successful candidate requires a strong technical background in micro-architecture design, logic/verification methodology. Needs to be passionate about working in a dynamic environment where the expectation is to contribute in any activity that makes the business successful. Candidate must have strong communication skills verbal and written, teamwork skills, be a self-starter, and have the capability of managing a dynamic work environment.

Minimum Qualifications:

  • Candidate should possess at least a Bachelor's degree with 4 years of experience, or a Master's degree with 3 years of experience. Degree should be in Electrical Engineering, Computer Engineering, or Computer Science

  • Experience working on pre-Silicon validation/verification required

  • Candidate should display high degree of independence and proven ability to set and meet own goals

  • Demonstrated ability to create and execute test plans for wide feature set is required

Preferred Qualifications:

  • Experience with mixed-signal validation concepts highly desirable

  • Familiarity with pre-Silicon simulation tool flows required. Example tools include (but not limited to): Synopsys VCS, Verdi, Discovery-AMS, and DVE

  • Knowledge of UVM/OVM and constrained random validation highly desirable

  • Knowledge of mixed-signal IP, including memory PHYs and High-Speed IOs, desirable, but not required

  • Scripting and tool flow automation knowledge, such as Python/Perl, is a plus

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.

Other Locations

US, California, Santa Clara

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.